In this study, ferroelectric Fin field effect transistors (Fe-FinFET) with 5-nm-thick Hf 0.5 Zr 0.5 O 2 (HZO) layers on silicon-on-insulator substrates were experimentally demonstrated. These devices had completed dimensions of single channel widths (W Ch ) from 20 nm to 1000 nm and gate lengths (L G ) from 100 nm to 2000 nm. In experimental results, when W Ch is smaller than 30 nm, and/or when L G > W Ch , this proposed 5-nm-HZO Si Fe-FinFET guarantees SS < 60 mV/decade. In addition, grazing incidence X-ray diffraction (GIXRD) through synchrotron radiation and nanobeam diffraction (NBD) were utilized to identify the crystallinity of the HZO. These Fe-FinFETs are highly favorable for ultra-low power and high-performance integrated-circuit applications.
I. INTRODUCTION
To achieve ultra-low power consumption applications, field effect transistors (FETs) are necessary for reducing leakage current and maintaining a high driving current and dynamic performance. This means that a FET must possess a high I ON /I OFF ratio. Therefore, FETs with a steep subthreshold slope (SS) value of less than 60 mV/decade have low I OFF , and thus, low threshold voltage (V TH ) for high I ON and low V DD become necessary. Ferroelectric material based on negative capacitance (NC) FETs have been proposed, which have a SS value < 60 mV/decade; they are promising candidates for achieving low-power and highperformance applications [1] . Furthermore, numerous studies have used ferroelectric materials, including BiFeO 3 [2] , PbZrTiO 3 [3] , Si:HfO 2 [4] , and Hf 1−x Zr x O 2 [5] - [11] , as the gate insulators of Fe-FETs. Through investigating various Fe-FET structures, some studies have connected ferroelectric capacitors in series on transistors [2] , [12] ; some have used an internal gate structure [13] ; some have used HZO as a gate insulation material for MOSFETs [14] , [15] , two-dimensional material FETs [16] .
Considering the compatible and continual scaling process of current FinFET technology, the HZO-based Fe-FinFET [17] - [20] has the highest potential for near-future applications. The published Fe-FinFET usually discussed on few W Ch /L G devices performance. The comprehensive all W Ch /L G dimension analysis for negative capacitance matching are not addressed. Therefore, in this study, the dimensional effects were investigated in 5-nm-thick HZO Fe-FinFETs with various W Ch from 20 nm to 1000 nm and L G from 100 nm to 2000 nm; all devices' performance levels were fully investigated and analyzed. Also, HfO 2 FinFET was fabricated as baseline. Furthermore, nanobeam diffraction (NBD) and grazing incidence X-ray diffraction (GIXRD) were applied to analyze the Fe-FinFETs' nanostructure and HZO crystallinity.
II. DEVICE FABRICATION
The devices were fabricated on p-type 65 nm-thick monocrystalline silicon/145 nm-thick buried oxide/substrate of 8-inch Si on insulator (SOI) wafer. First, the active layer with a series of single W Ch , was defined by e-beam lithography EBL and the fin-shape was transferred by reactive-ion etching (RIE). After RCA cleaning, a 5-nm-thick HZO as dielectric layer were deposited by atomic layer deposition (ALD). The ALD of HZO layer followed the cross steps as 1 cycle of HfO 2 and 1 cycle of ZrO 2 till the Hf 0.5 Zr 0.5 O 2 thickness to 5 nm. Subsequently, an 85-nm-thick TaN was deposited as a gate electrode by sputter, then gate patterned by EBL and RIE. Next, the source/drain regions were doped the phosphorous by self-aligned phosphorus ion implantation with 10 15 cm −2 dosage and 10 keV. Finally, the HZO crystallization and dopant activation were implemented by rapid thermal anneal (RTA) at 600 • C for 30 secs in nitrogen ambient. The transmission electron microscopy (TEM) was used to analyze the microstructure profile.
For real mass production, current 7 nm node FinFET is using gate-last process. The S/D dopant activation can use excimer laser annealing (ELA) at 1000 • C. After atomic level deposition of HZO, the foundry can use the same 600 • C for 30secs for polarization of HZO. Thus, this proposed process is compatible to current FinFET technology. Fig. 1(a) shows the cross-sectional TEM image of the device active region and the zoom in on the Si/SiO 2 /HZO interface in Fig. 1(b) . The HZO/SiO 2 layers thickness were obviously distinguished as 5 nm and 1.1 nm, respectively. The development of these phases are determined from Fig. 1(b) HZO layer, and NBD patterns of Si/HZO/TaN structures are shown in Fig. 2(a) . The single spots have corresponded to the monocrystalline Si. Meanwhile, the presence of polycrystalline orthorhombic (o) phase is evident in HZO layer as well as the reflection patterns mark as o111 and o020. Fig. 2(b) shows the 5-nm-thick HZO film analysis of GIXRD, performed by using synchrotron radiation with wavelength 0.155 nm. The GIXRD spectrum identified the 5-nm-thick HZO phase as orthorhombic by specific peaks.
III. RESULTS AND DISCUSSION
In Fig. 3(a) , the polarization-voltage (P-V) diagram of MFM (Metal/Ferroelectric/Metal) with 5nm-thick HZO show typical hysteresis loop at 1.5 V by positive-up-negativedown (PUND) measurement. The capacitance-voltage (C-V) measurements on the MFM capacitors formed using this stack demonstrate the signature butterfly-shape C-V. The C-V measurement frequency is 100 kHz. FinFET, the polarization effect does not exist effect but with charge trapping, it shows a significant clockwise hysteresis [5] . In addition, because we use native SiO 2 as interfacial layer, electron charge trapping might occur in SiO 2 /HZO interface. This electron charge trapping can further reduce by high quality SiO 2 . Fig. 4 
(b) plots SS-I D curves between 5 nm-thick HZO and 5 nm-thick HfO 2
FinFET at V D = 0.1 V. The 5 nm-thick HZO Fe-FinFET has obviously shown lower SS value, comparing to baseline HfO 2 FinFET. The result reveals the excellent gate control enabled by the conformal HZO gate stack, delivering more than 46% SS reduction. In addition, the SS value of HZO Fe-FinFET reduces 25% than HfO 2 FinFET when the V D = 1 V in Fig. 4(c) . This reduction shows the polarization effect has significantly suppressed on the SS value. for many years. The k values of HfO 2 and ZrO 2 is both 25. The EOT of HfO 2 is 0.78nm (3.9/25 × 5 nm = 0.78 nm). In addition, HfO 2 has no ferroelectric effect, thus baseline HfO 2 FinFET do not show transient negative capacitance effect. The k value Hf 0.5 Zr 0.5 O 2 by ALD is around 40 by Müller et al. [22] . Thus, in our study the ferroelectric Hf 0.5 Zr 0.5 O 2 has transient negative capacitance effect for lower SS and high-k values for higher I ON . Next, we studied the dimension effects of the devices' performance characteristics. Fig. 7(a) illustrates SS threedimensional (3D) contour plots with complete L G and W Ch for the Fe-FinFETs, where V D is set to 0.1 V. The similar 3D numerical analysis refers to [21] . The results reveal that most SS values < 60 mV/decade are located in the large L G and small W Ch regions, i.e., L G > W Ch .
To further explain the Fe-FinFETs' dimensional effect, the SS values versus W Ch and L G are plotted in Fig. 7(b) and 7(c), respectively. Fig. 7(b) plots the SS values versus W Ch from 20 nm to 1000 nm with different L G . When L G is 100 nm and 200 nm, the SS decreases dramatically as W Ch decreases. These results can be explained that short channel effect (SCE) has occurred, and an additional current is contributed in subthreshold region. However, for L G values greater than 200 nm, all SS values are maintained at nearly less than 60 mV/decade, irrespective of W Ch . Fig. 7 (c) plots the SS values versus L G from 100 nm to 2000 nm with different W Ch . Notably, when W Ch is 20 nm and 30 nm, all SS values are nearly less than 60 mV/decade. These results can be explained that thin fin width FinFET has strongly electrical gate control to reduce SCE. However, when W Ch is larger than 50 nm, the SS increases gradually as L G reducing. These results have self-consistency to Fig. 7(b) .
In summary, when W Ch is smaller than 30 nm, and/or when L G > W Ch , this proposed 5-nm-HZO Si Fe-FinFET guarantees the minimum SS value.
IV. CONCLUSION
Previous literatures only address few L G and W Ch and thickness of HZO or very large 2D planner HZO MOSFET. In this study, we investigate a series of W Ch and L G of HZO FinFET, and give a solid conclusion that L G values greater than 200 nm, all SS values are maintained at nearly less than 60 mV/decade; meanwhile, W Ch is 20 nm and 30 nm, all SS values are nearly less than 60 mV/decade. This study gives the feasibility to extend the COMS voltage scaling. The proposed HZO Fe-FinFET is compatible with current FinFET technology, and exhibits high potential for ultra-low power and high-performance IC applications.
